Advanced Micro Devices company logo
FULL_TIME

Senior STA Design Engineer

Advanced Micro Devices
Bangalore, Karnataka, India 29 days ago
AI overview

Senior STA Design Engineer at Advanced Micro Devices in Bangalore, Karnataka, India focuses on At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.



ADVANCE YOUR CAREER. ADVANCE THE WORLD. 

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. 

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.




SENIOR STA SILICON DESIGN ENGINEER

KEY RESPONSIBILITIES:

  • Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff
  • Ensuring constraints quality  (SDC) using industry tools like Fishtail , GCA
  • Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks
  • Requires a mix of SDC knowledge, EDA timing tool competence and Tcl based scripting capability (in both EDA environment and standalone Linux Tcl shell scripts)
  • Responsible for Timing closure of one or multiple  sub chip/subsystem OR Full chip.
  • Ensuring Subsystem/full chip level Interface timing  closure  along DRV closure
  • Generating timing ECO using tools DMSA/Tweaker.

PREFERRED EXPERIENCE:

  • 4-5 years of experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical flows.
  • Experience with analyzing the timing reports and identifying both the design and constraints related issues.
  • Preferred EDA tool experience: Synopsys Design Compiler/Primetime, Spyglass, Fishtail, Tweaker etc.
  • Experience in timing closure of high frequency blocks & subsystems (> Ghz range )
  • Good Understanding of DFT modes requirements for timing signoff
  • Good understanding of SDC constraints, OCV,AOCV,POCV analysis.
  • Strong TCL/scripting knowledge is mandatory.

ACADEMIC CREDENTIALS:  

  • Bachelors or Masters degree in computer engineering/Electrical Engineering 

#LI-SR4




Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

ContractFULL_TIME
Posted29 days ago
Lead AI/ML - NPU Validation Engineer
Advanced Micro Devices · Hyderabad, Telangana, India
Senior Analog layout Engineer
Advanced Micro Devices · Hyderabad, Telangana, India
Leadership Role - Formal Verification
Advanced Micro Devices · Bangalore, Karnataka, India
AI framework Eng.
Advanced Micro Devices · Shanghai, Shanghai, China
AI Research Scientist — Agentic AI and Foundation Models
Advanced Micro Devices · Santa Clara, California, United States
Serdes Silicon Design and Micro-Architecture Engineer
Advanced Micro Devices · San Jose, California, United States
RTL Design Engineer
Advanced Micro Devices · MARKHAM, Ontario, Canada
Finance Manager- Internal Controls and Compliance
Advanced Micro Devices · Austin, Texas, United States
CPU Core RTL Design Engineer
Advanced Micro Devices · Austin, Texas, United States
ML Compiler Engineer
Advanced Micro Devices · San Jose, California, United States
ASIC Design Engineer, PCIe IP Enablement
Advanced Micro Devices · MARKHAM, Ontario, Canada
Generative AI Engineer - Graphics
Advanced Micro Devices · Austin, Texas, United States
CPU Cache Architect
Advanced Micro Devices · Fort Collins, Colorado, United States
CPU Cache Architect
Advanced Micro Devices · Fort Collins, Colorado, United States
PLL Design/ Integration Sr Staff Engineer
Advanced Micro Devices · San Jose, California, United States
System/Test Validation Engineer
Advanced Micro Devices · Hsinchu, Taiwan
Sys/Test Validation Engineer
Advanced Micro Devices · Hsinchu, Taiwan
Facilities Manager
Advanced Micro Devices · Singapore, Singapore
AI Solution Architect
Advanced Micro Devices · San Jose, California, United States
Campaign Creative Lead, Consumer
Advanced Micro Devices · Austin, Texas, United States

Frequently asked questions